Introduction
An important task in the design flow is the post-production test of each manufactured chip. Test patterns generated by Automatic Test Pattern Generation (ATPG) algorithms are applied to ensure that no erroneous chip is delivered to customers. However, classical ATPG algorithms like FAN [1] or SOCRATES [2] have difficulties to cope with the increased complexity of modern circuits. A high fault coverage is needed -in particular for designs in safety-critical application, e.g. in the field of automotive electronics.
Moreover, due to the increasing speed in modern chip design, testing of delay faults becomes more and more important. For delay testing, at least two time frames have to be considered. ATPG for delay fault models is computationally more complex than e.g. ATPG for stuck-at faults. Therefore, it needs generally more run time and results in a larger number of unclassified faults, i.e. the fault coverage is typically lower than e.g. the fault coverage for stuck-at faults.
Recently, ATPG algorithms based on Boolean Satisfiability (SAT) [3] - [6] turned out to be an efficient complement to existing classical ATPG algorithms. SAT-based algorithms do not work on a netlist but on a Boolean formula represented in Conjunctive Normal Form (CNF). Due to the homogeneity of the CNF, efficient techniques such as Boolean Constraint Propagation (BCP) [7] , nonchronological backtracking and conflict-based learning [8] can be applied to speed up the search. Especially due to the use of conflict clauses, SAT-based ATPG algorithms are very robust for hard-to-test faults and can classify many faults for which classical ATPG algorithms cannot find a solution in reasonable time [6] . However, many faults still remain unclassified during delay test generation.
Previous Work
A promising concept to reduce the number of unclassified faults is the reuse of pervasive conflict clauses which was introduced for ATPG for stuck-at faults in [4] . Pervasive conflict clauses depend only on the circuit's function and are fault independent. In [4] , only the plain concept was introduced and no results concerning the benefit were given.
An incremental SAT engine was proposed in [9] . In this work, the SAT solver is never released and conflict clauses are shared between subsequent similar SAT instances. This concept was applied for stuck-at test generation in [10] . Furthermore, a circuit-based learning strategy based on stuck-at fault partitioning was proposed. However, the use of fault dropping in industrial practice decreases the benefit significantly. Moreover, the computational overhead caused by the use of an external database restricts the amount of learned information.
The reuse of learned information for SAT-based ATPG for Path Delay Faults (PDF) was presented in [11] . However, the reuse is based on the time consuming task of unsatisfiable core extraction to identify path segments which cannot sensitized together.
Contribution
In this paper, we consider the problem of delay test generation and present efficient techniques to prune the search space by information learned during ATPG for previous faults. Due to a tight integration into a SAT-based ATPG algorithm, dynamically learned conflict clauses can be efficiently passed from one target fault to another and, by this, reduce the number of unclassified faults significantly. This approach works in an incremental manner but differs from incremental SAT, because subsequent SAT instances do not have to be similar to exploit the advantages.
Keeping all learned information causes a large memory overhead. Therefore, different strategies to identify unimportant clauses are presented to achieve a good tradeoff between the memory consumption and the number of unclassified faults. Furthermore, we propose the use of a Post-Classification Phase (PCP). In particular, in this phase, faults are classified which were aborted in the beginning of the ATPG run. Experimental results for transition delay and path delay test generation on large industrial circuits show the robustness and feasibility of the proposed approach.
The rest of the paper is structured as follows: Section 2 briefly presents the basics of SAT-based delay test generation and introduces pervasive conflict clauses. The efficient integration of dynamic learning is presented in Section 3.
The concept of a PCP is proposed in Section 4. Section 5 introduces different dynamic learning strategies for experimental evaluation and Section 6 presents the experimental results. Conclusions are drawn in the last section.
Preliminaries
In Section 2.1, the most common delay fault models are introduced. Section 2.2 deals with the basics of SAT-based ATPG. The concept of pervasive conflict clauses is presented in Section 2.3.
Delay Fault Models
The most accurate delay fault model is the Path Delay Fault Model (PDFM) [12] . It captures small as well as large delay defects on a path from an input to an output.
The target of ATPG is to generate a test that initializes the desired transition and sensitizes the off-path inputs of p according to a sensitization criterion. By this, the transition is propagated to an output (observation point). An off-path input is not located on p but drives a gate g which is located on p. Two time frames t 1 , t 2 have to be considered during ATPG in order to initialize and launch a transition.
The sensitization criterion defines the quality of the generated test pattern. Test patterns generated with the non-robust sensitization criterion guarantee the detection of the PDF if no other delay fault is present. The robust sensitization criterion is superior to the non-robust sensitization criterion because it guarantees the detection of a delay fault if other delay faults occur in the circuit. Robust test patterns are harder to obtain than non-robust test patterns. For more details about sensitization criteria, we refer to [13] .
The major drawback of the PDFM is the exponential number of paths in modern circuits. Testing all paths is therefore not applicable in practice. Usually, a small number of critical paths is extracted for ATPG.
The Transition Delay Fault Model (TDFM) [14] is less accurate than the PDFM. Here, the delay on a connection is assumed to be large enough that it can be observed along any sensitized sub-path from the fault site to an output. The number of faults is linear in the number of connections. Consequently, it provides a better fault coverage in practice than the PDFM and is therefore widely used in industry.
SAT-based ATPG
To apply a SAT solver to a circuit-oriented problem, e.g. ATPG, the problem is formulated as a Boolean formula in CNF. A CNF Φ in m Boolean variables is a conjunction of n clauses. Each clause is a disjunction of literals. A literal is a Boolean variable (x) or its complement (x). The CNF Φ is satisfied if all clauses are satisfied. A clause is satisfied if at least one literal of the clause is satisfied. The CNF Φ is said to be unsatisfiable iff no solution can be found that satisfies Φ. The task of a SAT solver for a given Φ is to find a satisfying assignment or to prove that no such assignment exists.
In the following, the circuit-to-CNF conversion is briefly described. More information can be found in [15] . A Boolean variable is assigned to each connection in circuit C. The CNF Φ g for each gate g in C is derived from the characteristic function which can be constructed using the truth table. The CNF Φ C representing the circuit's function is then constructed by the conjunction of the CNFs of all gates g 1 , . . . , g n ∈ C:
If two time frames have to be considered, two Boolean variables -one for each time frame -have to be assigned to each connection and the CNF for each gate has to be extracted for both time frames. Here, the variables of the corresponding time frame have to be used. This procedure and the correct modeling of flipflops is described in detail in [16] . If additional values, e.g. unknown or static values, are needed, a multiple-valued logic and a corresponding Boolean encoding have to be used; for further details see e.g. [6] , [17] .
The Φ C has to be extended by the fault-specific constraints Φ F for generating a test for fault F . Only a small necessary part of the circuit has to be included in the CNF (Φ F C ) for reasons of efficiency. For example, for the PDFM, only the support of the output of the path is contained in Φ F C . More formally, a test for F is generated by evaluating the following formula:
Pervasive Conflict Clauses
The generation of additional implications, i.e. learning, to speed up ATPG was first proposed in [2] and have been improved continuously thereafter, e.g. in [18] . State-of-theart SAT solvers, e.g. [7] , [8] , [19] , [20] , employ an inherit learning feature. They benefit significantly from the use of conflict clauses. If a conflict occurs during the search, the conflict is analyzed and a conflict clause is generated, i.e. learning is performed. In a circuit-oriented problem, a conflict clause corresponds to a conflicting value assignment of connections. The recorded conflicts can be used to derive additional implications efficiently.
Conflict clause generation is done by resolution of those clauses which are responsible for the conflict. Such a clause avoids that the SAT solver reenters this non-solution search space again. By this, large parts of the search space are pruned and the search is accelerated. A procedure to generate powerful conflict clauses is presented in detail in [21] .
As stated in Section 2.2, the CNF is composed of two parts: the circuit part and the fault-specific part. Conflict clauses which have their source only in clauses from the circuit part are fault independent and are called pervasive conflict clauses [4] (or pervasive clauses in the following). They can be reused in subsequent SAT instances to prune search space without running in the conflict first. On the other hand, conflict clauses which are generated using at least one clause from the fault-specific part are fault dependent. Those have to be discarded after solving the CNF.
Integration of Dynamic Learning
In this section, it is shown how dynamic learning can be efficiently integrated in SAT-based ATPG algorithms. An external database is used in [10] . The pervasive clauses are extracted after each run and transformed into a gate level representation. Each time a new SAT instance is built, each clause in the database is checked whether is can be reused for the current SAT instance. If it can be reused, the clause is transformed from the gate level representation to CNF. The transformation steps and the check procedure took much run time and limited the amount of learned information. In contrast, we propose the use of an internal database in combination with an efficient watch-list strategy to overcome this disadvantage.
Crucial for an efficient transfer of pervasive clauses is a permanent variable assignment to connections 1 . Due to a permanent variable assignment, all pervasive clauses can be stored in the internal database "as is". Thus, expensive transformation steps are avoided. Newly learned clauses can be stored efficiently inside the SAT solver by using pointers.
Pervasive Conflict Clause Identification
In this section, it is described how pervasive clauses can be identified. When building the SAT instance for fault F , it is easily possible to distinguish between fault independent clauses (Φ F C ) and fault dependent clauses (Φ F ). All learned clauses that have their source in at least one fault dependent clause have to be discarded and cannot generally be reused for subsequent SAT instances. Two methods are used:
• ID identification -The variable with the highest ID is defined as a fixed upper limit u after the permanent variable assignment has been done. If new variables have to be defined for Φ F , e.g. describing faulty circuitry, only variables with an ID larger than u are used. Thus, if a learned clause contains at least one variable with an ID larger than u, the clause is discarded.
• Literal identification -The literal λ is added to each fault dependent clause c that do not use only new -fault dependent -variables. The literal λ is set to false by an incremental assumption [20] before each run. By this, c keeps the original meaning -λ is redundant. Because λ is only used in one phase, each conflict clause derived from c contains also λ and can easily be identified. In summary, each learned clause c = (l 1 + . . . + l n ) is checked after each run and discarded if the following holds:
Otherwise, c is a pervasive clause.
Variable-based Activation
Not all stored clauses should be reused in each SAT instance. Subsequent SAT instances may target faults from other regions of the circuit. A pervasive clause learnt from one part of the circuit is useless if that part is not included in the current SAT instance. Due to the large number of pervasive clauses in industrial designs, checking each single clause is not feasible and may outweigh the benefit. Therefore, the concept of variable-based activation is introduced. Here, the internal database is modeled as a watch-list (similar to the watch-list used for fast BCP presented in [7] ).
1. However, this causes some overhead in the search algorithm of the SAT solver which can be adjusted by a slight modification. A list of clauses is assigned to each variable x i of the circuit. These clauses are said to be "watched" by x i . When a new pervasive clause p is learned, one variable x q contained in p is chosen. Then, p is added to the list of x q , i.e. p is "watched" by x q . In the following, the set of clauses which is watched by variable x q is denoted by ω(x q ). An example watch-list is illustrated in Figure 1 
Post-Classification Phase
In this section, the use of a post-classification phase is motivated and described. Consider the diagram shown in Figure 2 . In this diagram, the progress of the number of learned clauses of ATPG for TFs for an industrial design is shown. On the abscissa, the progress in terms of targeted faults is denoted. The number of learned clauses is presented on the ordinate. The upper line shows the total number of learned clauses and the crosses presents the number of "active" clauses for each target fault. The diagram clearly shows that faults targeted at the beginning of the ATPG run have access to a significant smaller number of learned clauses than faults targeted at the end of the ATPG run. Furthermore, our experiments have shown that -when using dynamic learning -most of the remaining unclassified faults appear at the beginning of the ATPG run. The ordering of the faults clearly has an influence on the classification. The effect can be mitigated by using a post-classification phase. The post-classification phase starts after all faults were targeted. In this phase, all faults that were aborted in the ATPG run, are targeted again. The benefit is that -in most cases -the search algorithm has access to significantly more learned clauses than in the previous ATPG call for these faults. Therefore, it is likely that many faults that were aborted in the previous phase can now be classified. Optionally, in this phase, the time limit can be decreased to save run time.
Learning Strategies
SAT solvers generate a large number of conflict clauses during their search. Keeping all pervasive clauses results in a large memory overhead. Furthermore, the efficiency of the BCP routine of the SAT solver can be decreased by too many clauses. The clause size was proposed as a selection criterion in [4] . Any clause that contains more literals than a userdefined maximum is discarded. In [10] , the maximum size was set to only three literals. In this section, an additional selection criterion is introduced and the selection criteria chosen for experimental evaluation are presented.
State-of-the-art SAT solvers have an inherit feature to judge the importance of a learned conflict clause [19] . The importance of a learned clause is defined over the frequency of being involved in conflicts. Therefore, all learned conflict clauses have an activity value [19] , which is increased each time a conflict clause is considered in the conflict analysis. Conflict clauses of lesser importance, i.e. with a low activity value, are discarded in intervals. This feature can be exploited as an additional selection criterion when using dynamic learning. The following strategies are chosen for experimental evaluation:
• all -After each run, all learned pervasive clauses are stored in the internal database and kept for subsequent SAT instances.
• Act 1/4 -The learned pervasive clauses are ordered according to their activity values and the quarter having the highest activity value is stored in the internal database.
• Act 1/2 -The learned pervasive clauses are ordered according to their activity values and the half part having the highest activity value is stored.
• DL 3 -All learned pervasive clauses with at most three literals are kept for subsequent SAT instances (as done in [10] ).
• DL 20 -All learned pervasive clauses with at most 20 literals 2 are kept for subsequent SAT instances.
Experimental Results
In this section, the experimental results for publicly available benchmarks (ITC'99) as well as for industrial circuits provided by NXP Semiconductors are presented. All experiments were carried out on a AMD 64-Bit Opteron (32768 MB, 2,8 GHz, GNU/Linux). A modified version of MiniSat v1.14 [20] was used as SAT solver.
Dynamic Learning Strategies
Experiments were performed for the PDFM (robust sensitization) and for the TDFM. The reader is referred to [16] and [17] , respectively, for the concrete SAT modeling. A set of 10,000 paths with a length of at least 50 gates are chosen for PDF testing. At most 15 paths start from the same input to target different parts of the circuit. For the TDFM, all possible faults are targeted. Here, fault dropping is enabled during test generation. Table 1 shows the number of learned clauses for each strategy. The name of the circuit is given in column Circ. For the industrial circuits, the name denotes roughly their size. For example, p1330k contains over 1.3 million elements. Furthermore, the number of targeted paths (column paths) and targeted faults of strategy all (column targets) are presented. The average relative number of all learned clauses is given in the last row. It is notable that strategy DL 3 keeps only a small number of clauses compared to the other strategies. The reason why no learned clauses are kept for p77k (PDFM) is that the untestability of each path was trivial to detect. Table 2 reports the results for the PDF test generation. The results for the TDFM are shown in Table 3 . The number of faults that could not be classified within the time interval of seven MiniSat restarts 3 The results show that the number of unclassified faults can be significantly reduced by the proposed use of dynamic learning for both fault models. Keeping all learned clauses reduced the number of aborted faults for all circuits to only 11% for the PDFM and to only 0.8% for the TDFM.
Especially the reduction for the hard-to-test circuits p177k and p456k (TDFM) is remarkable. However, the disadvantage of strategy all is the high memory consumption. The circuit p456k (TDFM) needs for example over 1GB of additional memory. In contrast, the amount of additional memory used by strategy DL 3 is negligible. However, the number of unclassified faults is increased by a factor of five (PDFM) and by a factor of 20 (TDFM) compared to strategy all. The activity-based strategies Act 1/4, Act 1/2 have less aborts than strategy DL 3, but they suffer also from their high memory consumption, especially for the TDFM. See for explanation the overall number of learned clauses presented in Table 1 .
The best trade-off between the number of unclassified faults and the memory consumption can be achieved by strategy DL 20. Here, only 1.5% of the number of unclassified faults of w/o DL remain unclassified for the TDFM. The number is -compared to strategy all -also only slightly increased for the PDFM (12%). At the same time, the memory consumption of DL 20 can be significantly reduced. Although the number of unclassified faults is higher than for strategy Act 1/2 for the TDFM, strategy DL 20 should be preferred due to the smaller memory consumption. The run time can also be decreased as a side effect of this strategy.
In summary, the strategy DL 20 is the first choice for both delay fault models. If only few memory resources are available, a fair reduction can be achieved by using DL 3.
3. A restart is defined as a certain number of conflicts (100 at the beginning). After each restart, this number is increased (by 50%).
Post-Classification Phase
The experimental results of the proposed postclassification phase are presented in Table 4 . Due to page limitation, results are only reported for the strategies all and DL 20 and only the industrial circuits are considered. The post-classification phase is not applied for the ITC'99 benchmarks, because no aborts were produced. For comparison, column w/o DL shows the number of unclassified faults without dynamic learning. Column entitled Time presents the additional time needed for the post-classification phase. The number of faults that were aborted in the previous phase but could be classified during the post-classification phase is given in column Diff. Column Ab. shows the overall number of unclassified faults after the post-classification phase.
Roughly 4% of the ATPG run time is needed for the post-classification phase for all circuits for the PDFM. For the TDFM, the percentage is only 2% of the ATPG run time. About 80% of the remaining unclassified PDFs can be classified in this phase in total. For the TDFM, still 43% of the previously unclassified faults can additionally be classified. As a result, the number of unclassified PDFs. decreases to only 2.2% (DL 20: 2.8%) of those of w/o DL. The number of unclassified TDFs further decreases to only 0.5% (DL 20: 1.2%).In summary, the use of the post-classification phase can further reduce the number of aborted faults significantly. The run time overhead for the post-classification phase is negligible.
Conclusions
A high fault coverage for delay faults is needed to ensure that manufactured chips meet their timing specification. This requires robust ATPG algorithms producing only very few aborts. In this paper, we presented how dynamic learning techniques can be efficiently integrated into SATbased ATPG algorithms. Dynamically learned information can easily be passed to subsequent SAT instances by the proposed techniques. This prunes the search space for other target faults as well.
Different learning strategies were presented to reduce the high memory overhead. As a result, a good trade-off between run time, memory consumption and robustness of the ATPG algorithm is achieved. Experiments on publicly available benchmarks and on industrial circuits show that the integration can reduce the number of aborts significantly. Therefore, the proposed approach is well suited to cope with the high delay fault coverage demands of the chip industry.
